The Phase-I upgrade of the trigger readout electronics for the ATLAS liquid argon (LAr) calorimeters will be installed during the second long shutdown of the Large Hadron Collider (LHC) in 2019-2020, which will enable enhanced instantaneous luminosities during LHC Run 3 from 2021 through 2023. In this trigger upgrade, the so-called supercells are introduced to provide higher granularity, higher resolution, and longitudinal shower shape information from the LAr calorimeters to the Level-1 trigger processors. A new LAr trigger digitizer board (LTDB) will process and digitize up to 320 channels of supercell signals and transmit them via 40 fiber optical links to the back-end where the data are further processed and transmitted to the trigger processors.
. ATLAS LAr calorimeters [2] . Fig. 2 . Geometrical representation of an electromagnetic trigger tower in η-φ space in the current and upgraded system [3] . layers in the calorimeter. As depicted in the left part of Fig. 2 , the tower builder board (TBB) sums these four-layer energies together and forms a so-called trigger tower. Each trigger tower has a size of η × φ = 0.1 × 0.1 [2] , where φ is the azimuthal angle around the beam-axis and the pseudorapidity is defined in terms of the polar angle θ as η = − ln tan(θ/2).
The second long shutdown of the LHC is scheduled for 2019-2020. During this shutdown, the updated trigger readout electronics for the LAr calorimeters will be installed. The objective of this upgrade is to provide higher granularity, higher resolution, and longitudinal shower information [3] . As shown in Fig. 2 , in the current (legacy) system, 60 supercells are summed together to form a trigger tower. After the upgrade, the Level-1 trigger granularity will be improved by providing information from each of the four calorimeter layers and fourfold finer segmentation in the front and middle layers 0018-9499 © 2019 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. (η × φ = 0.025 × 0.1) of EMB and EMEC. Consequently, one current trigger tower will be subdivided into 10 supercells, yielding about 34 000 supercells in the LAr calorimeters, sampled and digitized at every LHC bunch-crossing (BC) with a frequency of 40 MHz. As the LHC luminosity increases above the LHC design value, the improved calorimeter trigger readout will allow ATLAS to deploy more sophisticated algorithms. It enhances the ability to measure the properties of the newly discovered Higgs boson and the potential for discovering physics beyond the standard model. In the Phase-I upgrade, the upgraded LSBs output supercell signals to the LAr trigger digitizer boards (LTDBs) through the new baseplane. As shown in Fig. 3 , to keep the legacy trigger readout unaffected for the front and middle layers, the LTDB will sum the four supercells in each trigger tower to restore the granularity of η × φ = 0.1 × 0.1. These summed legacy signals are sent to the TBB via the baseplane. In the new trigger readout path, each LTDB manipulates up to 320 supercell signals and digitizes them with 12-bit analog-to-digital converters (ADCs) operating at 40 Msps. Together with the Bunch Crossing Identifier (BCID), the digitized ADC data will be transmitted to the LAr digital processing system (LDPS) back-end electronics via 40 highspeed optical links. The back-end converts the samples to calibrated energies in real time and interfaces to the Feature Extractor (FEX) processors of the Level-1 trigger system [4] .
There will be 124 LTDBs in total for the LAr calorimeters, with each different calorimeter requiring a different mapping for the supercells. Besides the LDPS and baseplane, each LTDB is also connected with the Front-End Link eXchange (FELIX) [5] , [6] in the trigger and data acquisition (TDAQ) system by fiber optical links. Besides control and monitoring of the LTDB, FELIX also distributes clock and trigger signals to the LTDB via these links. This paper will describe the design of the LTDB in detail together with the test setup for LTDB production.
II. DESIGN OF THE LTDB
Radiation tolerance of the LTDB board should be a crucial consideration in its design, as all components will need to be qualified to 10 kRad total irradiation dose (TID) for 10 years of LHC operation (∼1000 f b −1 ). Considering that the high luminosity (HL)-LHC will operate up to ∼3000 f b −1 , the components will need to be qualified to 30 kRad TID. Both custom application-specified integrated circuits (ASICs) and commercial-off-the-shelf (COTS) components are used on the final LTDB production board. Before the main ASICs were ready, commercial components were used in their place on the demonstrator and preprototype LTDBs. A series of radiation tests were performed on dc-dc power modules and different COTS ADCs [7] [8] [9] for their radiation qualification. Fig. 4 shows the data-flow diagram of the preprototype LTDB. On this board, 80 radiation-hard 12-bit quad-channel NEVIS ADC chips [10] are used for digitization of the supercell signals, where the 12 bits are composed of four stages of 1.5-bit pipelined ADCs for the four higher bits and one 8-bit successive approximation register (SAR) ADC for the lower bits. Calibration is required for the four 1.5-bit pipelined ADCs to correct errors caused by the imperfect gain of multiplying digital-to-analog converters.
A. Preprototype Board
Ten Xilinx Artix-7 field-programmable gate arrays (FPGAs) are used for the BCID generation, ADC configuration, data packing, and transmission. Two GBTx mezzanine cards are used to interface with the ATLAS FELIX system, with one GBTx ASIC [11] on each mezzanine. For each GBTx, the 120-bit GigaBit Transceiver (GBT) [12] data frame in each BC is composed of multiple independent and parallel eLinks, where the width of the eLinks can be configured. The eLinks provide recovered LHC TTC [13] clocks to the ADCs and FPGAs. BC reset (BCR) signal distribution, system control, and monitoring are also realized through the eLinks, as are Joint Test Action Group signals for the configuration of the FPGAs. With these signals, the Xilinx software can configure the FPGAs remotely via the fiber optical links [14] . Dual-channel radiation tolerant optical transmitter modules miniature optical transmitter (MTx) and bidirectional transceiver modules miniature optical transceiver (MTRx) are used for the optical links between LTDB and the back-end electronics [15] , including FELIX and LDPS.
The LTDB will need to operate beyond the HL-LHC upgrade, for which the power distribution from the lowvoltage power supply (LVPS) to the front-end crates will be upgraded. To facilitate powering of the LTDB after this upgrade, a power distribution board (PDB) [16] mezzanine was developed for the LTDB which can be replaced during the shutdown before the HL-LHC running. DC-DC converter modules LTM4619 are used on this board for the digital section of the LTDB, which have been qualified for the required radiation hardness [9] . The radiation-hardened voltage regulators LHC4913 and LHC7913 developed by CERN provide positive and negative powers for the analog section of the LTDB. Fig. 5 shows the top side of two PDBs. As a backup, there are also power modules which can drive all circuits foreseen directly on the LTDB that can be populated in the absence of a PDB.
B. Prototype and Preproduction Boards
The LTDB prototype was designed when the radiationtolerant serializer LOCx2 [17] was ready. This ASIC replaces the Artix-7 FPGA on the preprototype. Each LOCx2 can organize 16 channels of ADC data from four NEVIS ADCs and send out the data to the back-end via two 5.12-Gb/s optical links. For each link, the 128-bit data frame in each BC contains the frame header "1010," the scrambled 112 bits ADC data, the cyclic redundancy check (CRC) byte, and the 4-bit encoded BCID information based on pseudorandom binary sequences (PRBS)-5 and PRBS-7. Each LTDB contains five identical logical groups. Fig. 6 is the block diagram of each group.
Control and monitoring of the LTDB are realized via five GBT links with FELIX. Each GBT link is connected to a GBTx via the MTRx module. GBTx supports the output of two types of recovered clock [11] : 1) DCLK with better quality and 2) CLKDES with a programmable phase in steps of 48.8 ps. The phase noise of these two clocks at different frequencies is shown in Fig. 7 . For a 40-MHz clock, the jitter in a frequency range from 100 Hz to 5 MHz is about 4 ps for DCLK, while for CLKDES it is about 10 ps. The high-quality DCLK is used as the ADC input clock. On the prototype board, LOCx2 chips also use DCLK. On the preproduction board, the clock CLKDES is used to support the phase calibration required by the LOCx2. GBTx also sends out the BCR signals from FELIX to the LOCx2 chips. GBT-slow control adapter (SCA) is an adapter ASIC for the control of slaves via ports like interintegrated circuit (I2C), serial peripheral interface (SPI), general-purpose input-output (GPIO), ADC, and digital-to-analog converter (DAC) [18] . On the LTDB, I2C ports are used to control NEVIS ADC, LOCx2, MTx, and MTRx. GPIO ports are used to support ASIC reset, power module control and monitoring. The ADC ports of the SCA are used to monitor voltages and temperatures via diodes.
A diagram of the analog section is depicted in Fig. 8 . For the front and middle layers, supercell signals from the LSBs only go to the LTDB, so the impedance matching is done on the LTDB. The output of the two-stage summing circuit goes to the TBB for legacy trigger tower building. For the high-Z channels which receive the presampler or back layer supercells, there is no summing on the LTDB. These supercell signals from the LSBs go to LTDB and TBB at the same time, with impedance matching applied on the TBB. In both cases, the amplifier THS4522 is used as the ADC driver on the LTDB.
A photograph of the prototype LTDB is shown in Fig. 9 . The bottom part comprises the analog section, while the top part is the digital section. PDB mezzanine (not plugged in on this picture) and on-board backup power modules are located on the left side of the board.
III. DEVELOPMENT OF THE TEST SETUP
As shown in Figs. 10 and 11 , a test setup was developed to validate all functions of the LTDB. The 16-lane Gen 3 Peripheral Component Interconnect express (PCIe) card BNL-711 shown in Fig. 12 is used to control, calibrate, and read out the LTDB. This card is also used as interface I/O card in the Fig. 11 . Test setup with BNL-711 and LTDB. ATLAS FELIX project [5] . Consequently, significant portions of FELIX firmware and software can be reused in this LTDB test setup.
The main firmware modules in BNL-711 for the LTDB test setup are shown in Fig. 10 . An optimized low-latency GBT-FPGA core was developed [19] , [20] . Six GBT channels are implemented for slow control of the LTDB and a frontend test board. These links distribute the LHC TTC clock and BCR signal. LOCx2 protocol decoders are implemented to extract the ADC data and the BCID information from each LOCx2 link. The decoders also verify the link stability by checking the CRC byte and periodical 2-bit PRBS-5 and 2-bit PRBS-7 data for BCID information. The open core Wupper [21] provides a simple direct memory access (DMA) interface for the Xilinx PCIe Gen 3 hard block. Wupper can handle the transfer between a 256-bit wide user logic FIFO and the host server memory, according to the addresses specified in the DMA descriptors. In the LTDB test firmware, this engine handles the transmission of ADC data to memory and the reading and writing of firmware registers. The firmware supports different modes to save data to disk: in one mode, only limited samples are sent to PCIe when a particular type of L1A trigger from TTC channel B is received. In the other mode, the firmware will continuously buffer data from the 320 channels into two DDR4 modules and then read out the data at a slower speed and send it to the PCIe bus.
In the front-end, two signal generators can inject supercell signals to the LTDB. One source is an arbitrary waveform generator (AWG) which is synchronized with the 10-MHz clock from the BNL-711 card. The second one is a Xilinx ZC706 evaluation board and a mezzanine card with digital-toanalog converter DAC3484. The GBT-FPGA core is implemented in the ZC706 firmware, which recovers the clock and commands from BNL-711 via the sixth GBT link. The ZC706 firmware controls the waveform type, amplitude, and event rate of the injected pulse. Since there is only one small form-factor pluggable transceiver on the ZC706 board, the all-digital voltage-controlled crystal oscillator phase interpolator controlled crystal oscillator (PICXO) [22] provided by Xilinx is used to synchronize the GBT link from the ZC706 to the BNL-711 with the recovered TTC clock. The usage of PICXO frees the reference clock for the transmitter from the requirement to synchronize it with the recovered TTC clock. The DAC3484 board can output four independent waveforms. These pulses go to the three injection boards which are connected to the LTDB. On these injection boards, the pulses are amplified. Switches on the injection boards control the supercell channels to be injected with the pulse. The summed signals from the LTDB are connected to SubMiniature version A connectors on the injection boards. An oscilloscope is used to measure the gain, nonlinearity, and peaking time of these summed signals.
As shown in Fig. 10 , the FELIX drivers and low-level development tools pepo and fdaq are used to design the LTDB test software. pepo is a tool to read and write registers in the firmware. fdaq is a tool to read data from the PCIe bus and save it to the hard drive. The control of the GBTx ASICs on the LTDB is implemented via two internal control (IC) bits in the 120-bit GBT data frame. Similarly, the communication with the GBT-SCA ASICs is implemented via two external control (EC) bits. For this IC and EC communication, a Python-based application programming interface (API) was developed. As shown in Fig. 13 , this API will handle the IC and EC delimiter adding and removing as well as the highlevel data link control (HDLC) bit stuffing and destuffing [23] . It also executes the two bytes CRC generation and checking for the EC link, and the parity checking for the IC link. Based on this API, high-level tools are developed to control the different ASICs on the LTDB via ports of the SCA like I2C and GPIO. The control of the DAC3484 proceeds also via firmware registers. With the LTDB test software shown in Fig. 10 , ASIC configuration, calibration of LOCx2 and NEVIS ADC, supercell data and BCID extraction, as well as temperature, voltage, and current monitoring can be carried out.
IV. INSTALLATION AND TEST RESULTS
After functionality and performance tests in the lab, the integration of the preproduction LTDB with FEB boards and a TBB board were carried out at CERN, where the synchronization of all supercells was checked. When LAr pulses are injected into multiple channels at the same time as shown in the plot of Fig. 14, the BCIDs generated in the LOCx2 chips are the same for all measured channels. Since the BCR distribution from FELIX to the LTDB has the same fixed latency for all LOCx2 chips, this test result means that the latency for signal transmission from the FEB via the LTDB analog chain and the NEVIS ADC to the data latching inside the LOCx2 ASIC is the same for the measured channels.
Based on this successful validation, two preproduction LTDBs were installed in one front-end crate on the ATLAS detector in early 2018. This crate covers the range of η = 0-1.4 and φ = 1.8-2.2. The pedestal and noise of all channels in one board are shown in Figs. 15 and 16 . The installed LTDBs were shown to not affect the performance of the legacy trigger tower readout via the TBB: with the LTDBs installed, the crosstalk and noise of the trigger tower outputs are at the same level as before. Supercell data taking for the LHC Run 2 was performed with the BNL-711 PCIe card.
V. CONCLUSION An upgraded LAr calorimeter trigger readout system has been designed for the ATLAS Phase-I upgrade with the LTDB at its core in the front-end. There were several stages of LTDB development since 2013, including demonstrator, preprototype, prototype, and preproduction boards. Two LTDB preproduction boards have been installed on the ATLAS detector in 2018 to take data during the LHC Run 2, and the total noise level of the crate with LTDBs installed is observed to be at the same level as the other crates. The ATLAS production readiness review of the LTDB was performed in October of 2018, and a full test setup based on a 16-lane Gen 3 PCIe card has been prepared for the production of 124 LTDBs, enabling fully automatic functionality testing. Integration of FELIX, LTDB, and back-end LDPS is ongoing at CERN to prepare for LTDB commissioning in 2019.
